A 916 nW Power LDO Regulator Circuit in 90-nm CMOS Technology for RF SoC Applications
نویسندگان
چکیده
منابع مشابه
Extended 90 nm CMOS Technology with High Manufacturability for High-Performance, Low-Power, RF/Analog Applications
High-density, 90 nm CMOS technology has been suggested for generic, low-voltage, high-performance applications. In this paper, we describe some strategies for extending the previous technology in order to fabricate the following: 1) a low-standby-power transistor with high drivability for low-power applications, 2) a high-drivability transistor, inductor, and MIM capacitor for RF/analog applica...
متن کاملA Low-Voltage, Low-Power, Two-Stage Amplifier for Switched-Capacitor Applications in 90 nm CMOS Process
Abstract- A novel low-voltage two-stage operational amplifier employing resistive biasing is presented. This amplifier implements neutralization and correction common mode stability in second stage while employs capacitive dc level shifter and coupling between two stages. The structure reduces the power consumption and increases output voltage swing. The compensation is performed by simple mill...
متن کاملA LOW POWER LDO REGULATOR WITH SMALLOUTPUT VOLTAGEVARIATIONSAND HIGH PSRR IN 0.18μm CMOS TECHNOLOGY
A low dropout voltage regulator with small output voltage variations and the ability of wide load current range support is proposed in this paper. In this LDO structure, a recycling folded cascode operational transconductance amplifier is used as an error amplifier, which has high transconductance and therefore high power efficiency. The designed LDO is simulated in 0.18 μm CMOS standard techno...
متن کاملDesign of Logical Effort for Worst Case Power Estimation in a CMOS Circuit in 90 nm Technology
The Logical Effort model is mainly to reduce delay in a circuit, but does not show how to minimize power and area. This paper deals with an empirical modeling and design of logical effort for estimating power in CMOS logic gates. The power is estimated in a circuit using the power of standard inverter and the relationship established between Power (P) and Logical Effort (g), Electrical Effort (...
متن کاملStraightforward Methodology for Ultra Low Power Design of a RF LNA in 130 nm CMOS technology
This paper describes a straightforward methodology for ultra low power design of a radiofrequency building block in CMOS technology. This design methodology is based on two parameters: First, the inversion coefficient of the transistor and the extracted equations from the radiofrequency circuits. Second, an optimum tradeoff between the performance key parameters such power consumption, gain, no...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: WSEAS TRANSACTIONS ON CIRCUITS AND SYSTEMS
سال: 2021
ISSN: 2224-266X,1109-2734
DOI: 10.37394/23201.2020.19.34